Logic-timing simulation and the degradation delay model

Manuel J. Bellido, Jorge Juan, Manuel Valencia

This book provides the reader with an extensive background in the field of logic-timing simulation and delay modeling. It includes detailed information on the challenges of logic-timing simulation, applications, advantages and drawbacks. The capabilities of logic-timing are explored using the latest research results that are brought together from previously disseminated materials. An important part of the book is devoted to the description of the "Degradation Delay Model", developed by the authors, showing how the inclusion of dynamic effects in the modeling of delays greatly improves the application cases and accuracy of logic-timing simulation. These ideas are supported by simulation results extracted from a wide range of practical applications.

「Nielsen BookData」より

[目次]

  • # Fundamentals of Timing Simulation # Delay Models: Evolution and Trends # Degradation and Inertial Effects # CMOS Inverter Degradation Delay Model # Gate-Level DDM # Logic Level Simulator Design and Implementation # DDM Simulation Results # Accurate Measurement of the Switching Activity

「Nielsen BookData」より

この本の情報

書名 Logic-timing simulation and the degradation delay model
著作者等 Bellido, Bellido J.
Juan, Jorge
Valencia, Manuel
Bellido Manuel J.
出版元 Imperial College Press
刊行年月 c2006
ページ数 xvii, 267 p.
大きさ 24 cm
ISBN 1860945899
NCID BB27231038
※クリックでCiNii Booksを表示
言語 英語
出版国 イギリス
この本を: 
このエントリーをはてなブックマークに追加

このページを印刷

外部サイトで検索

この本と繋がる本を検索

ウィキペディアから連想