The power of assertions in SystemVerilog  hbk.

Eduard Cerny ... [et al.]

This book provides a deeper understanding of the meaning of the enhancements contained in the new SystemVerilog 1800-2009 LRM. In particular, it discusses the context of practical deployment in hardware design projects. The material also addresses language implementation alternatives and their impact on simulation performance as well as the ability to debug them in simulation and formal verification environments. The underlying performance issues are illustrated for practical examples drawn from the author's experience.

「Nielsen BookData」より

[目次]

  • Opening.- SystemVerilog Language and Simulation Semantics Overview.- Assertions.- Assertion Statements.- Basic Properties.- Basic Sequences.- Assertion System Functions and Tasks.- Let Sequence and Property Declarations Inference.- Advanced Properties.- Advanced Sequences.- to Assertion Based Formal Verification.- Formal Verification and Models.- Clocks.- Resets.- Procedural Concurrent Assertions.- An Apology for Local Variables.- Mechanics of Local Variables.- Recursive Properties.- Coverage.- Debugging Assertions and Efficiency Considerations.- Formal Semantics.- Checkers and Assertion Libraries.- Checkers.- Checkers in Formal Verification.- Checker Libraries.- Future Enhancements.

「Nielsen BookData」より

この本の情報

書名 The power of assertions in SystemVerilog
著作者等 Dudani, Surrendra
Havlicek, John
Korchemny, Dmitry
Cerny Eduard
巻冊次 hbk.
出版元 Springer
刊行年月 c2010
ページ数 xvii, 544 p.
大きさ 24 cm
ISBN 9781441965998
NCID BB0719143X
※クリックでCiNii Booksを表示
言語 英語
出版国 アメリカ合衆国
この本を: 
このエントリーをはてなブックマークに追加

このページを印刷

外部サイトで検索

この本と繋がる本を検索

ウィキペディアから連想